The charging characteristics of metal-oxide-semiconductor ͑p-type͒ structures containing Au nanocrystals in SiO 2 gate oxide were studied. The Au nanocrystals of 2 -3 nm in diameter are self-assembled from the agglomeration of an ultrathin Au layer embedded in SiO 2 matrix by annealing at 600°C. A large hysteresis loop is found in the capacitance-voltage ͑C-V͒ relation even at a low operating voltage ͑2 V͒, indicating its significant charge storage effect. Different charging rates for two kinds of trapped carriers ͑electron and hole͒ were found from C-V measurement under various scan rates. The relatively stable retention characteristic for holes trapped in the Au nanocrystals at room temperature was also demonstrated. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2161816͔
gate electrically erasable programmable read-only memories. According to previous literature and related reports, the performance and characteristics of nanocrystal memories are strongly dependent on the nanocrystal size, shape, distribution, and position in the gate oxide. 3, [10] [11] [12] [13] It is known that the ultrathin metal films deposited on oxide tend to ball up due to its high surface energy. In this work, the rf-magnetron sputtering deposition of Au on SiO 2 / Si was used to fabricate the Au nanocrystals in MOS structure, and its charging characteristics were studied. A sandwich structure containing a thin tunnel oxide layer of SiO 2 , an ultrathin Au layer, and a control oxide layer of SiO 2 were prepared. Prior to the deposition, all the substrates were cleaned with standard RCA recipes and the native oxide was removed by diluted hydrofluoric acid. After that, backside ion implantation of the silicon wafer was carried out to form the ohmic contact. The dry oxidation process to form a 2.5-nm-thick thermal SiO 2 layer as tunnel oxide was conducted at 900°C in pure oxygen ambient on ͑100͒ p-type ͑5-10 ⍀ cm͒ Si wafers. An Au layer of 2 nm thickness and a control oxide layer of 24 nm were deposited subsequently at room temperature by rf-magnetron sputtering with a low power giving a deposition rate of 12 and 3 nm/ min, respectively. The low power of sputtering is to reduce the bombardment of the tunnel oxide. The specimens were then annealed at 600°C for 3 min in N 2 ambient, which resulted in transforming the ultrathin Au layer into well-separated Au nanocrystals embedded in SiO 2 matrix. 5, 6 The MOS capacitors were then fabricated by deposition of Pt top electrode ͑200 m in diameter͒ with the hard mask process at 250°C to improve the adhesion between the Pt and SiO 2 . For a comparison, a reference sample made with pure SiO 2 gate oxide of 26.5 nm ͑2.5 nm thermal oxide + 24 nm sputtered oxide͒ was also prepared under the same process. The MOS structure was examined by high resolution transmission electron microscopy ͑TEM͒ to observe the morphology and distribution of nanocrystals. X-ray photoelectron spectroscopy ͑XPS͒ was also employed to characterize the chemical state of Au nanocrystals. The highfrequency capacitance-voltage ͑C-V͒ and charge retention characteristics at 1 MHz of the MOS capacitors were measured at room temperature by HP 4284A.
The cross-sectional and plane-view of transmission electron microscopy of the gate dielectric containing Au nanocrystals are shown in Figs. 1͑a͒ and 1͑b͒, respectively. It can be clearly observed from Fig. 1͑a͒ that the nanocrystals are formed at the interface between thermal oxide and sputtered oxide. From Fig. 1͑b͒ , it is noted that the Au nanocrystals are mostly spherical and well isolated in the SiO 2 matrix. In addition, the nanocrystals have a narrow size distribution in the range of 2 -3 nm with a high density of ϳ2.54 * 10 12 cm −2 . The high nanocrystal density would provide a conspicuous memory effect.
The chemical state of Au in the SiO 2 matrix was then examined by XPS with a resolution of ϳ0.3 eV in the measured binding energy. As shown in Fig. 2 , the binding energy difference between Au 4f 7/2 and Au 4f 5/2 is 3.62 eV which is very close to the standard value, 3.67 eV, of metallic Au and there is no other peak present in the spectrum. It indicates that metallic Au nanocrystals are formed in the SiO 2 matrix. The studies of Au thin films on Si have reported evidence of silicides formed after annealing at or above the Au-Si eutectic temperature ͑964°C͒.
14-17 However, as our process temperature ͑600°C͒ is much lower than the eutectic temperature, there should be no Au silicides formed in the surrounding of the Au nanocrystals. Figure 3 shows the typical high-frequency ͑1 MHz͒ capacitance-voltage ͑C-V͒ relations measured from the MOS capacitors with and without embedded Au nanocrystals. The C-V relations were obtained with gate voltage swept from accumulation to inversion and reverse at room temperature. The nanocrystal-embedded MOS structure exhibits clear hysteresis in the C-V relations accompanied by a large flatband voltage shift, ⌬V fb , indicating the significant charge storage effect. Note that the C-V hysteresis loops are counterclockwise in relation to the substrate injection of charges into the nanocrystals. 18, 19 In contrast, only a negligible C-V hysteresis is observed from the reference sample without embedded Au nanocrystals, which demonstrates that the flatband voltage shift resulting from oxide trap charges or mobile ions is negligible. Therefore, the charge storage effect mainly comes from the Au nanocrystals embedded in the MOS capacitor. Moreover, we found an interesting phenomenon in the C-V relations using different scan ranges of gate voltage. For the measurement performed under low scan voltage range, e.g., ±2 and ±3 V, the opening of C-V hysteresis loops occurs more significantly toward the positive side of gate voltage than the negative side, indicating that the electron is easier to inject into the Au nanocrystals than the hole through the thermal oxide. It can be realized from the difference in tunneling probability between these two carriers. From theoretical derivation, 20 the tunneling probability is approximately given by
where E is energy of carriers, U is barrier height, a is barrier width, and m is effective mass of carriers. The energy barrier is about 3.1 eV for electrons and about 4.3 eV for holes between Si and SiO 2 . In addition, the effective mass of hole is heavier than electron. Thus, the tunneling probability of hole is much smaller than that of electron. However, as gate voltage increases, the holes can get enough energy to overstride the energy barrier and inject into the Au nanocrystals result- ing in the symmetrical opening of the C-V hysteresis loop. The scan-rate dependence of stored charges in each nanocrystal evaluated from flatband voltage shift is shown in Fig.  4 . Consistent with the above speculation, as scan rate increases, the amount of stored holes decrease due to lower tunneling probability, but the amount of stored electrons remains unchanged. Charge-retention characteristics of Au nanocrystals in the MOS capacitors were then investigated at room temperature using ±6 V gate voltage stress for 1, 10, and 30 s, respectively. The change of stored charges as a function of duration time after writing ͑trapping of electrons͒ or erasing ͑trapping of holes͒ is shown in Fig. 5 We can clearly see that the initial amount of stored charges is smaller for shorter stressing time, which is apparently related to the low probability of carrier tunneling through the thermal oxide and injecting into the Au nanocrystals. As the stressing time increases to over 10 s, the stored charges will then reach a saturation state. For electrons stored in the nanocrystals, it will attract holes ͑majority carriers͒ to accumulate at the interface between substrate and thermal oxide, but for holes stored in the nanocrystals, it will induce depletion of holes at the interface. In addition, the tunneling probability of electrons is larger than holes. Therefore, the injection of electrons back into the substrate to compensate the accumulation of holes should be easier than the injection of holes back into the substrate. It can explain why the electron-loss rate is larger than the hole-loss rate observed from Fig. 5 . After a long duration time, the stored electrons are almost completely lost and the flatband voltage, V fb , shifts to the experimental value of reference sample, but the holes stored in the nanocrystals can reach a stable state.
In conclusion, metal-oxide-semiconductor structures containing Au nanocrystals were successfully fabricated from the agglomeration of an ultrathin Au layer embedded in the SiO 2 matrix. A significant memory effect was observed from the hysteresis in high-frequency C-V relation even at a low operating voltage of 2 V. Either electrons or holes stored in the Au nanocrystals were found from applying positive or negative gate voltage, respectively. Although it has a lower charging rate, the relatively stable characteristics of chargeretention for holes stored in the Au nanocrystals was demonstrated. 
